Steps to create VHDL project in Xilinx

Steps to create project:

Steps to create VHDL module:

Steps to create VHDL test bench:

Types of Shift Register

Note: Consider all Images with Negative edge triggering and update in your diagram accordingly.

SISO:

SIPO:

PISO:

PIPO: